



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE

United States Patent and Trademark Office

Address: COMMISSIONER FOR PATENTS

P.O. Box 1450

Alexandria, Virginia 22313-1450

www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|---|-------------|----------------------|---|------------------|
| 10/824,874 | 04/15/2004 | James D. Ballew | 064747.1012 | 7117 |
| 45507 | 7590 | 07/11/2008 | | |
| BAKER BOTTS LLP 2001 ROSS AVENUE 6TH FLOOR DALLAS, TX 75201-2980 | | | EXAMINER DOLLINGER, TONIA LYNN MEONSKA | |
| | | | ART UNIT | PAPER NUMBER |
| | | | 2181 | |
| | | | NOTIFICATION DATE | DELIVERY MODE |
| | | | 07/11/2008 | ELECTRONIC |

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

PTOmail3@bakerbotts.com

PTOmail4@bakerbotts.com

Office Action Summary

Application No.

10/824,874

Applicant(s)

BALLEW ET AL.

Examiner

Tonia LM Dollinger

Art Unit

2181

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 23 April 2008.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-33 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-33 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO/SF/ICE)
Paper No(s)/Mail Date 3/14/08, 1/30/08
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date _____
- 5) ☐ Notice of Informal Patent Application
- 6) ☒ Other: IDS-1/9/08

DETAILED ACTION

Claim Rejections - 35 USC § 112

1. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

2. Claims 28 and 29 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
3. Claim 28 is unclear for the following reasons:
- a. In line 5 "the first motherboard" lacks an antecedent basis.
 - b. In line 7 six motherboards are introduced and then in line 8 "the second motherboard" is referenced. Which motherboard of the six is being referenced?
 - c. In lines 19-20, "the particular second motherboard" is referenced. Is the particular motherboard the motherboard introduced in lines 18 and 19 or line 12?
 - d. Is the particular motherboard introduced in lines 18 and 19, and line 12 the same particular motherboard or different motherboards?
 - e. The limitation in lines 11-13 appears to be replicated in lines 18-20. Is the limitation in lines 18-20 meant to further limit the claim in some way or is it just a duplicate element in the claims?
 - f. Appropriate correction is required.
 - g. Claim 29 is rejected for incorporating the defects of claim 28.

Claim Rejections - 35 USC § 103

Art Unit: 2181

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claims 1-6, 8-14, 21-26 and 30-32 are rejected under 35 U.S.C. 103(a) as being unpatentable over Karpoff, U.S. Patent Application # US 2001/0049740 A1 (herein referred to as Karpoff).

6. As per claim 1, Karpoff discloses a node comprising:

a. a switch comprising eight or more ports (See figure 4A: IB Switch 26) (See paragraph 104: A switch and a controller device are contained on one device); and
at least two processors, each processor communicably Coupled to the switch (See figure 4A and paragraph 22 and 43: Many processors 30 are able to interact and communicate.).

7. Karpoff has not specifically taught a motherboard, the switch integrated on the motherboard, and each processor integrated on the motherboard. However, integrating all of the elements onto a motherboard is well known to speed up overall communication time among the elements. Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to have the switch and processors of Karpoff be integrated on a motherboard, for the desirable purpose of increasing overall communication time among the elements.

8. As per claim 2, Karpoff discloses the node of claim 1, each processor coupled to the integrated switch through a Host Channel Adapter (HCA) (See figure 4A: HCA 22).
9. As per claim 3, Karpoff discloses the node of claim 2, each processor further coupled to the integrated switch through a peripheral component interconnect (PCI) bridge (See paragraph 111: PCI is an acceptable type of messaging protocol).
10. As per claim 4, Karpoff discloses the node of claim 1, at least two of the processors communicably coupled directly to each other via a link supporting processor-to-processor communication (See paragraph 22 and 43: Devices can communicate and share data directly without the server system).
11. As per claim 5, Karpoff discloses each processor communicably coupled to the integrated switch through a Northbridge (See figure 4A: A Northbridge is memory controller 28).
12. As per claim 30, Karpoff has taught the node of Claim 5, and further comprising at least two Northbridges, each Northbridge communicably coupling one of the at least two processors to the integrated switch (Figure 4A, at least elements 25, 28, 29 and 22).
13. As per claim 6, Karpoff discloses the node of claim 1, the integrated switch operable to communicate input/output (I/O) messages at a bandwidth substantially similar to power of the processors (See paragraph 116: The streaming manager is capable of fulfilling bandwidth requests).

14. As per claim 8, Karpoff discloses the node of claim 1, the integrated switch operable to:

a. communicate a first message from a first of the two or more processors (See paragraph 22 and 43: Devices can communicate with any other device and share data directly without the server system); and

b. communicate a second message from a second of the two or more processors, the first and second message communicated in parallel (See paragraph 22 and 43: Devices can communicate and share data directly without the server system and more than one set of devices can communicate at the same time).

15. **Claims 9-14** are rejected for reasons similar to claims 1-6. Claims 9-14 are related to a system comprising a plurality of interconnected nodes, the nodes being claimed in claims 1-6. An interconnection of nodes can be seen in figure 4B of Karpoff.

16. Claim 31 is rejected for the same reasons as set forth in claim 30

17. **Claims 21-26** are rejected for reasons similar to claims 1-6. Claims 9-14 are related to a method of using the nodes being claimed in claims 1-6.

18. Claim 32 is rejected for the same reasons as set forth in claim 30.

19. Claims 7,15-20, 27 and 33 are rejected under 35 U.S.C. 103(a) as being unpatentable over Karpoff in view of Pechanek et al (U.S. Patent # 6,167,502), herein referred to as Pechanek.

Art Unit: 2181

20. As per claim 7, Karpoff teaches the node of Claim 1, the integrated switch comprising twenty-four ports (See paragraph 103: Karpoff teaches that a plurality of devices are attached to the switch and does not limit the amount of devices attached to it, thus leaving twenty-four or another other number of ports are possible.)

Karpoff does not teach a toroidal topology.

Pechanek teaches and enabling a toroidal topology comprising four dimensions (See column 15, lines 31-40: A 4D topology is taught by Pechanek).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to have modified Karpoff with Pechanek because both are related to array processing, but where as Karpoff is array processing done in a network setting, Pechanek is array processing done in an enclosed environment. Both try to take advantage of multiple processors working together to increase computing power via data switches. Since Karpoff is done in a network setting, a 4D toroidal setting is not explicitly taught since such a network setting is capable of being much more complicated. Pechanek can teach a 4D toroidal settingsince it is somewhat confined structurally. One having ordinary skill in the art would appreciate the simpler method of a 4D toroidal topology and thus would be inclined to limit Karpoff in a way similar to that in Pechanek in order to reduce complexity.

21. Claim 15 is rejected for reasons similar to claim 7. Claim 15 is related to a system comprising a plurality of interconnected nodes, the nodes being claimed in

claims 7. An interconnection of nodes can be seen in figure 4B of Karpoff. As per claim 16, Karpoff teaches the system of claim 9.

Karpoff does not teach the plurality of nodes arranged in a topology.

Pechanek does teach the plurality of nodes arranged in a topology, the topology enabled by the integrated fabric of each node (See abstract).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to have modified Karpoff with Pechanek because both are related to array processing, but where as Karpoff is array processing done in a network setting, Pechanek is array processing done in an enclosed environment. Karpoff is silent on topology, but given the manner in which each node is fashioned, there must exist a topology of some sort. Pechanek explicitly teaches a topology and thus one having ordinary skill in the art would recognize some semblance of a topology taught by Karpoff and be able to apply topology using Pechanek.

22. As per claim 17, Karpoff and Pechanek teach the system of claim 16.

Karpoff does not teach the plurality of nodes arranged in a topology.

Pechanek does teach the plurality of nodes arranged in a topology, the topology comprising a hypercube (See column 15, lines 31-40: Pechanek teaches a 4D hypercube).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to have modified Karpoff with Pechanek because both are related

Art Unit: 2181

to array processing, but where as Karpoff is array processing done in a network setting, Pechanek is array processing done in an enclosed environment. Karpoff is silent on topology, but given the manner in which each node is fashioned, there must exist a topology of some sort. Pechanek explicitly teaches a topology and thus one having ordinary skill in the art would recognize some semblance of a topology taught by Karpoff and be able to apply topology using Pechanek.

23. As per claim 18, Karpoff and Pechanek teach the system of claim 16. Karpoff does not teach the plurality of nodes arranged in a topology.

Pechanek does teach the plurality of nodes arranged in a topology, the topology comprising a folded topology (See column 15, lines 31-40: Pechanek teaches a folded array).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to have modified Karpoff with Pechanek because both are related to array processing, but where as Karpoff is array processing done in a network setting, Pechanek is array processing done in an enclosed environment. Karpoff is silent on topology, but given the manner in which each node is fashioned, there must exist a topology of some sort. Pechanek explicitly teaches a topology and thus one having ordinary skill in the art would recognize some semblance of a topology taught by Karpoff and be able to apply topology using Pechanek. Although Pechanek refers to a folded topology as prior art, one having ordinary skill in the art would still be able to take the teachings of the prior art and combine it with Karpoff to achieve a folded topology.

24. As per claim 19, Karpoff teaches the system of claim 9.

Karpoff does not teach the plurality of nodes arranged in a topology.

Pechanek system of claim 9, a first node of the plurality of nodes interconnected to a second node of the plurality of nodes along an X axis, a third node of the plurality of nodes along a Y axis that is perpendicular to the X axis, a fourth node of the plurality of nodes along a Z axis that is perpendicular to the X and Y axes, and a fifth node along a diagonal axis that is oblique to one or more of the X, Y, and Z axes (See column 15, lines 31-40: Pechanek teaches a 4D hypercube and thus would have this topology).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to have modified Karpoff with Pechanek because both are related to array processing, but where as Karpoff is array processing done in a network setting, Pechanek is array processing done in an enclosed environment. Karpoff is silent on topology, but given the manner in which each node is fashioned, there must exist a topology of some sort. Pechanek explicitly teaches a topology and thus one having ordinary skill in the art would recognize some semblance of a topology taught by Karpoff and be able to apply topology using Pechanek.

25. As per claim 20, Karpoff and Pechanek teach the system of claim 19. Karpoff does not teach the plurality of nodes arranged in a topology. Pechanek does teach the connection between the first node and the fifth node operable to reduce message jumps among the plurality of nodes (See column 15, lines 31-40: All elements in the hypercube are connected).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to have modified Karpoff with Pechanek because both are related to array processing, but where as Karpoff is array processing done in a network setting, Pechanek is array processing done in an enclosed environment. Karpoff is silent on topology, but given the manner in which each node is fashioned, there must exist a topology of some sort. Pechanek explicitly teaches a topology and thus one having ordinary skill in the art would recognize some semblance of a topology taught by Karpoff and be able to apply topology using Pechanek.

26. Claim 27 is rejected for reasons similar to claims 7. Claim 27 is related to a method of using the nodes being claimed in claims 7.

27. As per claim 33, Karpoff has taught the system of Claim 9, as described above. Karpoff has not taught a first node of the plurality of nodes interconnected to a second node, a third node, a fourth node, and a fifth node, the first node being the same as the second, third, fourth, and fifth nodes, the first node operable to communicate with each of the second, third, fourth, and fifth nodes via the interconnections. However, Pechanek has taught a first node of the plurality of nodes interconnected to a second node, a third node, a fourth node, and a fifth node, the first node being the same as the second, third, fourth, and fifth nodes, the first node operable to communicate with each of the second, third, fourth, and fifth nodes via the interconnections (columns 15 and 16, 4D and 5D) It would have been obvious to a person having ordinary skill in the art at the time the invention was made to have modified Karpoff with Pechanek because both are related to array processing, but where as Karpoff is array processing done in a

network setting, Pechanek is array processing done in an enclosed environment. Karpoff is silent on topology, but given the manner in which each node is fashioned, there must exist a topology of some sort. Pechanek explicitly teaches a topology and thus one having ordinary skill in the art would recognize some semblance of a topology taught by Karpoff and be able to apply topology using Pechanek.

Response to Arguments

28. Applicant's arguments with respect to claims 1-27 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

29. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tonia LM Dollinger whose telephone number is (571) 272-4170. The examiner can normally be reached on Monday-Friday with first Friday's off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Alford Kindred can be reached on (571) 272-4037. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2181

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

TLMD

/Tonia LM Dollinger/
Primary Examiner, Art Unit 2181